ASIC and FPGA Verification
Available
Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today''s digital designs. ASIC and FPGA Verification: A Guide to Component Modeling e...
Read more
product_type_E-book
pdf
Price
42.99 £ * Old Price 43.99 £
Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of today''s digital designs. ASIC and FPGA Verification: A Guide to Component Modeling e...
Read more
Follow the Author
