RISC-V Architecture and DSP Processor Design
Available
Explore the design of a RISC-V DSP processor using the SpringCore architecture, covering pipeline design, DSP acceleration, LLVM toolchain support, debugging with OpenOCD, and integration into a real SoC"Of all the RISC-V internals and design books, this is miles beyond the others. It is even superior to a vast majority of the community documentation, which can be vague. If you''re working on a RI...
Read more
E-book
pdf
Price
23.99 £
Explore the design of a RISC-V DSP processor using the SpringCore architecture, covering pipeline design, DSP acceleration, LLVM toolchain support, debugging with OpenOCD, and integration into a real SoC"Of all the RISC-V internals and design books, this is miles beyond the others. It is even superior to a vast majority of the community documentation, which can be vague. If you''re working on a RI...
Read more
Follow the Author
